	FDP on V	LSI Testin	g and Testa	ability (14	th Ju	ly- 20th Jul	ly 2025)	
	9-10 AM	10-11 AM	11-12 PM	12-1 PM	1-6 PM	6-7 PM	7-8 PM	Hours(40)
Monday; 14th July, 2025	Introduction to VLSI Testing		Types of Faults, Fault collapsing				Semiconductor ' testing	
	Prof. Virendra Singh		Dr. Menka Yadav			Prof. CP Ravikumar		
	IIT Bombay		MNIT Jaipur			Vinyana Tech.		6
Tuesday; 15th July, 2025	Memory Testing		Fault Simulation, Combinational Testing- Boolean difference, SCOAP			D-algo, PODEM	Reliability	
	Prof. Virendra Singh		Dr. Menka Yadav			Dr. Menka Yadavr. Harsahay Jaisw		ar
	IIT Bombay		MNIT Jaipur			MNIT Jaipur	OSRAM, Astria	6
Wednesd ay; 16th July, 2025 Thursday; 17th July, 2025	for Single-Clock Synchronous (		Test pattern Generation Techniques I			Scan Test Illustration Prof. CP Ravikumar Vinyana Tech. Logic BIST Prof. CP Ravikumar Vinyana Tech.		
	Prof. Virendra Singh		Dr. Menka Yadav					
	IIT Bombay		MNIT Jaipur					6
	Sequential circuits- aliasing and its effect on fault coverage.		Test pattern Generation Techniques II					Quiz 1
	Prof. Virendra Singh		Dr. Menka Yadav					5
	IIT Bo	ombay	MNIT Jaipur					
			VLSI Testing	g Advances				
Friday;	Test compression, signature ar		n Mr. Tarun Goyal			Memory BIST Prof. CP Ravikumar VInyana Tech.		
18th July, 2025	Vineet Sahula		NXP Semiconductors		1			
	MNIT Jaipur				-			6
Saturday; 19th July, 2025								
	Combinational & sequential equivalence		VLSI Testing Advances			Analog Test and Boundary Scan Prof. CP Ravikumar Vinyana Tech.		
	Vineet Sahula		Mr. Deepak Agrawal		-			Quiz2
			HrdWyr Pvt. Limt. Bangalore					6
Sunday; 20th July,			SoC Verification			Low Power Test and Reliability Te		est
	Latest trends in VLSI and how AI is shaping Semiconductor growth		Ir. Prateek Mudgil			Prof. CP	Ravikumar	
	Mr. Surendra Tadi		Synopsis, Noida		¥	Vinyar	na Tech.	
2025	Qualcomm WLAN, Bangaluru				Break			5