

FDP on VLSI Testing and Testability (14th July- 20th July 2025)									
	9-10 AM	10-11 AM	11-12 PM	12-1 PM	1-6 PM	6-7 PM	7-8 PM	Hours(40)	
Monday; 14th July, 2025	Introduction to VLSI Testing Prof. Virendra Singh IIT Bombay		Types of Faults, Fault collapsing Dr. Menka Yadav MNIT Jaipur		Break	Introduction to Semiconductor Chips' testing Prof. CP Ravikumar Vinyana Tech.		6	
	Memory Testing Prof. Virendra Singh IIT Bombay		Fault Simulation, Combinational Testing- Boolean difference, SCOAP Dr. Menka Yadav MNIT Jaipur			D-algo, PODEM Dr. Menka Yadav MNIT Jaipur	Reliability Harsahay Jaiswar OSRAM, Astria	6	
	for Single-Clock Synchronous C		Test pattern Generation Techniques I Prof. Virendra Singh IIT Bombay			Scan Test Illustration Prof. CP Ravikumar Vinyana Tech.		6	
Thursday; 17th July, 2025	Sequential circuits- aliasing and its effect on fault coverage. Prof. Virendra Singh IIT Bombay		Test pattern Generation Techniques II Dr. Menka Yadav MNIT Jaipur			Logic BIST Prof. CP Ravikumar Vinyana Tech.		Quiz 1 5	
	Test compression, signature an		VLSI Testing Advances Mr. Tarun Goyal NXP Semiconductors			Memory BIST Prof. CP Ravikumar Vinyana Tech.		6	
	Combinational & sequential equivalence Vineet Sahula		VLSI Testing Advances Mr. Deepak Agrawal HrdWyr Pvt. Limt. Bangalore			Analog Test and Boundary Scan Prof. CP Ravikumar Vinyana Tech.		Quiz2 6	
Friday; 18th July, 2025	SoC Verification					Low Power Test and Reliability Test			
	Latest trends in VLSI and how AI is shaping Semiconductor growth Mr. Surendra Tadi Qualcomm WLAN, Bangaluru		r. Prateek Mudgil Synopsis, Noida			Prof. CP Ravikumar Vinyana Tech.		5	